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Abstract—Deep neural networks (DNNs) are known for their
inability to utilize underlying hardware resources due to hard-
ware susceptibility to sparse activations and weights. Even in finer
granularities, many of the non-zero values hold a portion of zero-
valued bits that may cause inefficiencies when executed on hard-
ware. Inspired by conventional CPU simultaneous multithreading
(SMT) that increases computer resource utilization by sharing
them across several threads, we propose non-blocking SMT (NB-
SMT) designated for DNN accelerators. Like conventional SMT,
NB-SMT shares hardware resources among several execution
flows. Yet, unlike SMT, NB-SMT is non-blocking, as it handles
structural hazards by exploiting the algorithmic resiliency of
DNNs. Instead of opportunistically dispatching instructions while
they wait in a reservation station for available hardware, NB-
SMT temporarily reduces the computation precision to accommo-
date all threads at once, enabling a non-blocking operation. We
demonstrate NB-SMT applicability using SySMT, an NB-SMT-
enabled output-stationary systolic array (OS-SA). Compared with
a conventional OS-SA, a 2-threaded SySMT consumes 1.4× the
area and delivers 2× speedup with 33% energy savings and less
than 1% accuracy degradation of state-of-the-art CNNs with
ImageNet. A 4-threaded SySMT consumes 2.5× the area and
delivers, for example, 3.4× speedup and 39% energy savings
with 1% accuracy degradation of 40%-pruned ResNet-18.
Index Terms—neural networks, deep learning, multithreading,
accelerator
I. INTRODUCTION
Deep neural networks (DNNs) are built of layers that
primarily perform dot product operations between activations
and weights. These basic operations are at the core of DNNs
that achieve state-of-the-art results in different domains [1]–
[3]. Yet, DNNs comprise abundant computations; for example,
state-of-the-art convolutional neural networks (CNNs) may
require billions of multiply-and-accumulate (MAC) operations
to classify a single image [1], [4]. Their great potential and
computational burden have been a fertile ground for research
and development of efficient DNN hardware accelerators over
the last decade [5]–[7].
The control flow of DNNs is mostly predictable, yet com-
putations are still executed inefficiently on underlying hard-
ware. For example, DNNs may consist of many zero-valued
activations and weights [8]. During inference, a layer output
is usually followed by a ReLU activation function, which
clamps negative activation values to zero [9]. In addition,
static pruning techniques push the limits of model sparsity by
zeroing out insignificant weights [10], [11]. Zeros can be also
found in finer granularities [12]; a quantized 8-bit DNN has
many values that can be effectively represented only by the 4-
bit least-significant bits (LSBs). This unstructured sparsity can
be leveraged to increase efficiency, thereby improving perfor-
mance and reducing energy. Until now, DNN accelerators have
handled such inefficiencies with compressed encodings [13]–
[15], output zero-value prediction [16]–[18], input zero-value
skipping [8], [19]–[21], and working with bit-serial schemes
[19], [22].
In this paper, we introduce non-blocking simultaneous mul-
tithreading (NB-SMT), a new approach to tackle sparsity and
increase hardware efficiency. Conceptually, NB-SMT is based
on the well-known SMT used to concurrently execute multiple
instruction flows on shared resources [23]–[26]. In the same
manner that SMT keeps several hardware threads to increase
utilization of hardware resources, we propose maintaining a
number of “DNN threads” that run in parallel so as to increase
utilization of DNN hardware resources.
Conventional SMT dispatches instructions to an execution
unit in an opportunistic manner. That is, if instruction de-
pendencies are met and its needed resources are available,
it will be executed; otherwise, the instruction will wait in a
reservation station. The NB-SMT scheme employed in this
paper avoids this online scheduling by “squeezing” two (or
more) threads together to the shared resource (e.g., execution
unit) by temporarily reducing their numerical precision. By
doing so, we (1) leverage DNN tolerance to reduced numerical
precision, thereby enabling a non-blocking operation; (2) do
not break the systematic operation of DNNs, thereby enabling
implementation of SMT in dataflow architectures, which are
popular as DNN accelerators; and (3) achieve a speedup that
is directly proportional to the number of threads.
NB-SMT may be implemented in different DNN accelerator
architectures and can support concurrent execution of threads
that originate from different models or from within the same
model. In this paper, we focus on the latter and demonstrate
2-threaded and 4-threaded NB-SMT as an extension to an
8-bit output-stationary (OS) systolic array (SA) for matrix
multiplication [27]–[29], which we named SySMT. Compared
with the conventional OS-SA, a 2-threaded SySMT achieves
a 2× speedup with 33% energy reduction and less than 1%
accuracy degradation of state-of-the-art CNNs with a 1.4×
area increase. As for 4-threads, we observe that some layers
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contribute more errors to inference than others when executed
with NB-SMT. Therefore, we trade speedup for accuracy
by decreasing the number of running threads in selective
layers. Given a 1% accuracy degradation cap, a 4-threaded
SySMT delivers, for example, 3.4× speedup with 37% energy
reduction and 2.5× area increase with 40%-pruned ResNet-18,
compared with the conventional OS-SA.
Our contributions in this paper are as follows:
• We introduce the concept of non-blocking simultaneous
multithreading (NB-SMT), which increases DNN hard-
ware utilization by exploiting DNN algorithmic resiliency
and unstructured sparsity. Specifically, we present an NB-
SMT scheme in which the non-blocking operation is
enabled by reducing the numerical precision of values
on-the-fly. By not blocking any thread, NB-SMT achieves
a speedup that is directly proportional to the number of
threads.
• We demonstrate NB-SMT applicability using SySMT,
which is an NB-SMT-enabled output-stationary systolic
array. We describe different resource sharing strategies
in which SySMT employs both MAC unit and output
register sharing.
• We evaluate a 2-threaded and a 4-threaded SySMT in
terms of speedup, area, power, energy, and model accu-
racy with various state-of-the-art CNN models and the
ImageNet dataset.
The rest of this paper is organized as follows: Section II
describes the rationale behind NB-SMT, Section III presents
the basic principals of NB-SMT, Section IV demonstrates
NB-SMT as an extension to an output-stationary systolic
array (SySMT), Section V evaluates the impact of NB-SMT
on SySMT implementation as well as on model accuracy,
Section VI discusses the applicability of NB-SMT in other
accelerators and reviews related work, and Section VII con-
cludes.
II. MOTIVATION
The CPU instruction pipeline faces many challenges in
achieving efficient execution. These inefficiencies, also known
as hazards, originate from the application’s dynamic execution
flow and from the generality of the architecture (i.e., general-
purpose). DNNs, on the other hand, work in a systematic,
layer-by-layer fashion, with mostly MAC operations taking
place during inference, making their control and data flow
deterministic; which and how many computations will be
conducted, what is the model’s memory footprint, where are
weights stored, and where will activations be stored during
execution, can all be deduced prior to execution (neglecting
special cases of conditional DNNs, for example). Yet, DNNs
still exhibit inefficiencies when considering the actual values
that propagate through the layers.
Sparsity. DNNs comprise zero-valued activations and
weights [30]. Zero-valued activations are produced dynami-
cally during inference, due, among other things, to the popular
use of the ReLU activation function, which clamps negative
values to zero [9]. On the other hand, weights are static
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Fig. 1: Utilization of 8-bit MAC units during CNN inference,
as simulated given the entire ILSVRC-2012 dataset [33]. On
average, only 20% of the MAC units are fully utilized.
during inference, and in most cases, not many of them are
zero-valued when trained only with a loss function. However,
training the network with L1 regularization or pruning the
network, for example, can substantially reduce the number of
parameters (i.e., increase the number of zero-valued weights)
with negligible decrease in model accuracy [11]. For example,
60% of ResNet-50 parameters can be discarded [31] by
iteratively trimming small weights and retraining the model
in an unstructured manner [10].
Partial sparsity. Zeros can be also observed when looking
within the numerical representation. DNN tensors usually
follow a bell-shaped distribution, such as Gaussian or Laplace
[32]. Therefore, when considering a quantized DNN, some
values will only be represented by a portion of the LSBs,
leaving the most-significant bits (MSBs) to be equal to zero
[12]. Throughout this paper we use 8-bit model representa-
tions, so by “partial sparsity” we refer to those numbers that
can be represented solely by 4 bits.
Unstructured sparsity. Activation sparsity is unstructured
by nature, as the zero-valued activations may be scattered
without any confined structure. Moreover, the values them-
selves are input-dependent, and thereby dynamic. Weights, on
the other hand, are static during inference and therefore can
be pruned either in an unstructured or structured manner. A
general rule of thumb is that unstructured pruning techniques
achieve a better parameter reduction to accuracy reduction
ratio than do structured techniques. Indeed, with unstructured
pruning, the algorithm has the freedom to cancel parameters in
weight granularity, whereas structured pruning algorithms are
constrained to remove parameters in larger granularity, such as
channels or filters [34]. The downside of unstructured pruning
is, however, that it is not easily exploited by hardware [31].
The unstructured sparse inputs cause spontaneous underuti-
lization of the MAC units. From a hardware perspective, a
MAC unit with one of its inputs equals to zero is practically
idle; and an 8b-8b MAC unit with an effective input data-
width of 4 bits is only partially utilized. Figure 1 presents
the average MAC utilization of five popular CNN models. We
observe that, on average, 60% of MAC operations result in
idle MAC units, since one of their inputs is zero-valued; 20%
of MAC operations partially utilize the MAC units, since one
of their inputs, or both, are effectively represented with 4 bits;
and in a mere 10% of the time, the MAC operations fully
utilize the MAC units. To increase hardware utilization, we
propose non-blocking simultaneous multithreading (NB-SMT)
that exploits both the unstructured sparsities of the activations
and weights, as well as DNN tolerance to numerical precision
reduction.
Algorithmic resiliency. DNNs are fault-tolerant [35], [36];
they can absorb connection removals [10], [18] and numerical
precision reduction [37], [38] with only a “graceful degra-
dation” in performance [39]. For example, DNNs can be
quantized from FP32 to INT8 in a straight-forward post-
training min-max uniform quantization with no significant loss
in accuracy [40]. DNN tolerance can be harnessed in order
to ease design constraints. Specifically, NB-SMT builds upon
DNN resiliency to handle structural hazards without stalling
any thread, as opposed to conventional SMT. Avoiding stalls
coalesces with the way DNNs operate during inference.
Systematic operation. Inference with DNNs is a compute-
intensive task that requires minor control. For example,
ResNet-50 [41] requires 4 billion MAC operations to classify
a single 224×224 colored image from the ImageNet dataset
[33]. During these 4 billion computations, there is not a
single control branch — the entire control flow is predictable.
These application characteristics have driven computer archi-
tects to design highly parallel DNN architectures with almost
no control logic [6], [7]. The lack of control capabilities,
which is a consequence of the systematic operation of DNNs,
stands in contrast to the conventional SMT way of operation,
which may stall threads as a function of the current state of
microarchitecture. By completely avoiding stalls, we enable
an SMT implementation in DNN hardware architectures.
III. NB-SMT: THE BASIC IDEA
Conventional SMT is based on the observation that a single
thread might not fully utilize the execution resources. SMT
tries to increase utilization by exploiting thread-level paral-
lelism, that is, dispatching instructions from different threads
to the same resources. Inspired by SMT, we propose NB-SMT,
a special “SMT” designated for the environment of DNNs.
NB-SMT is conceptually similar to traditional SMT, in the
sense that the context of more than one thread is kept on
hardware in parallel. In all other aspects, however, NB-SMT
differs from traditional SMT: first, it compensates for under-
utilization caused by particular data values; and second, it is
non-blocking. The exact NB-SMT implementation may vary,
depending on the underlying architecture and target DNNs.
In this paper, since we target quantized neural networks,
instead of keeping operations waiting in reservation stations on
structural hazards, NB-SMT “squeezes” operations to the same
hardware by momentarily reducing their precision, considering
DNN tolerance to reduction in numerical precision.
A. Hiding Inefficiencies
MAC unit operation is value-dependent. For example, let
(X,W ) be an input pair that consists of two vectors of length
K that are to be multiplied. The process of achieving the result
includes K MAC operations of the corresponding elements
of X and W , that is, O =
∑K−1
i=0 xiwi. Now, assume X
comprises 50% zero-valued elements. In this case, 50% of
MAC operations are effectively redundant, as 0 × x = 0 and
0 + x = x.
NB-SMT increases utilization with additional threads that
exploit the idle MAC units. For example, a 2-threaded (2T)
NB-SMT will include two independent input pairs (X,W )1
and (X,W )2, each of which will produce a result of its own,
O1 and O2, respectively. Thus, if the first pair does not require
the MAC unit, there is a chance that the second thread will,
thereby utilizing it. To support NB-SMT, the hardware should
include additional data path and registers. The hardware should
also be capable of handling thread collisions, i.e., cases in
which the threads’ computation demands are higher than the
MAC unit capabilities.
B. Thread Collisions
Thread collisions can be handled with queues and backpres-
sure to support congestions [28]. However, NB-SMT takes
another path, exploiting DNNs’ resiliency and temporarily
reducing the threads’ numerical precision so that execution
units are still able to accommodate all thread computations in
that same cycle. Thread collision incurs reduction in precision
which contributes some error to the overall computation, for
example, the case of a single 8b-8b MAC unit and two threads
with 8b-8b and 8b-8b input pairs. On the other hand, for
example, threads that are represented solely by their 4-bit
LSBs can share the underlying MAC unit without affecting the
original computation. We demonstrate these scenarios next.
C. Squeezing Them In
Consider a flexible multiplier, capable of conducting either
a single 8b-8b multiplication or two 4b-8b multiplications per
cycle (we further elaborate on such flexible multipliers in
Section IV-C1). For simplicity’s sake, throughout this section
we consider only two threads, that is, two input pairs, (X,W )1
and (X,W )2, with unsigned values.
1) Precision Reduction: On-the-fly precision reduction
truncates values represented by more than 4 bits to 4 bits.
Reducing thread precision takes place when a thread collision
occurs and the thread operands are represented by more than
4 bits. Before reducing the 8-bit value (activation or weight)
to 4 bits, we round the number to the nearest integer that is a
whole multiple of 16 (24), to mitigate the noise it contributes
to the entire inference pass.
Figure 2a illustrates an example of reducing the numeri-
cal precision of the activation values (without loss in gen-
erality). (X,W )1 and (X,W )2 are equal to (4610, 2310)
and (17810, 24210), respectively. Both X inputs MSBs are
rounded and truncated so as to be represented by 4-bits,
WX
×0010 1110 0001 0111
1011 0010 1111 0010× 1011 1111 0010×
<< 4 0011 × 0001 0111
(sl 4)(4b×8b)
(sl 4)(4b×8b)2×8b×8b
<< 4
(a) Precision reduction: Both input pairs require the multiplier.
Therefore, without loss of generality, X inputs are approximated by
their 4-bit MSBs (rounded first) to achieve two 4b-8b multiplications.
×0000 0000 0001 0111
1011 0010 1111 0010×
1011 0010 1111 0010×
8b×8b
8b×8b
8b×8b
(b) 8-bit sparsity: First thread has a zero-valued operand. The second
thread can, therefore, use the entire 8b-8b multiplier.
×0000 1110 0001 0111
0000 0010 1111 0010× 0010 1111 0010×
1110 0001 0111×
4b×8b
4b×8b
8b×8b
8b×8b
(c) Activations’ 4-bit sparsity: X inputs may be effectively repre-
sented by their 4-bit LSBs. Two 4b-8b multiplications, therefore, take
place with no computation error.
×0001 0111 0000 1110
0000 0010 1111 0010× 0010 1111 0010×
0001 0111 1110×
4b×8b
8b×4b8b×8b
8b×8b
(d) Activation and weight 4-bit sparsity: Considering data-width
of both inputs to avoid precision reduction.
×1110 0000 0001 0111
0000 0010 1111 0010× 0010 1111 0010×
1110 0001 0111×
(sl 4)(4b×8b)
4b×8b
8b×8b
8b×8b
<< 4
(e) Activations’ 4-bit sparsity with reduced precision: A combi-
nation of (a) and (d).
Fig. 2: Examples of how NB-SMT “squeezes” inputs to a
single flexible multiplier unit, capable of either one 8b-8b
multiplication or two independent 4b-8b multiplications.
yielding (310, 2310) and (1110, 24210), respectively. Two 4b-
8b multiplications then take place, followed by a 4-bit shift
left, resulting in two approximated results 110410 (instead
of 105810) and 4259210 (instead of 4307610). It is obvious,
however, that it is unnecessary to reduce precision of all input
values.
2) 8-Bit Sparsity: If X1 or W1 or both are zero-valued,
(X,W )2 can use the entire 8b-8b multiplier, and vice versa.
For example, consider the two input pairs in Fig. 2b, (0, 2310)
and (17810, 24210). It is clear that the first thread does not
require the multiplier, since its first multiplication operand is 0.
The second thread will, therefore, utilize the entire multiplier
to produce the original result with no computation error.
3) 4-Bit Sparsity: If both threads are effectively represented
by 4b-8b or 4b-4b, computation error is avoided. Without loss
in generality, we consider only the 4-bit representation of X
inputs. Figure 2c illustrates an example of thread collision. The
easiest way to solve the collision is simply by considering
only the 4-bit MSBs, as described in Fig. 2a. Instead, we
observe that in both threads, the four MSB bits are zero-
valued. Therefore, instead of trimming the threads’ LSBs, we
keep them, taking into account that, in this case, multiplication
should not be followed by a shift left operation.
4-bit sparsity of both X and W inputs may be exploited as
well, as depicted in Fig. 2d. In this example, the X and W
of the first thread are swapped. Now, the W input of the first
thread uses the LSBs, neglecting the zero-valued 4-bit MSBs.
Even though exploiting data-width variability of both inputs
seems trivial, additional hardware is required to dynamically
determine which of the inputs, X or W , will enter the 4-bit
multiplier port.
Figure 2e illustrates an example in which 4-bit sparsity and
precision reductions are needed. In this example, the first and
second threads effectively use 8b-8b and 4b-8b, respectively.
The precision of the first thread is, therefore, reduced to fit the
multiplier. The values in this example lead to, effectively, no
collision, since the 4-bit LSBs of the first thread are all zeros.
If this was not so, error was contributed by the first thread.
D. Shared Resources
NB-SMT can execute several independent threads, i.e., per-
thread X , W , and O (Fig. 3b), which is, in a sense, similar to
the way conventional SMT operates whereby each hardware
thread is executed independently. Logically, however, threads
can be dependent, so instead of independent “DNN threads”
we propose threads that originate from the same execution
flow, somewhat similar to the difference between software
threads and processes. By doing so, we can share not only the
MAC unit but also additional resources: (1) activation registers
sharing: the same activation is used with different weights
(filters), thereby computing different output activations; (2)
weight registers sharing: the same weight is used with dif-
ferent activations (e.g., batch or another convolution window),
thereby computing different output activations; and (3) output
registers sharing: different activations and their corresponding
weights compute the same output activation.
We focus here on output sharing. Let (X,W ) be an input
pair that consists of two vectors of length K that are to
be multiplied. Obviously, the multiplication result is a scalar
equal to
∑K−1
i=0 xiwi. With 2T NB-SMT, for example, instead
of doubling the partial sum registers, we split the input vectors,
X and W , between the two threads, and so both thread
results are summed up to produce a single scalar value. In
other words, given two independent threads, (X,W )1 and
(X,W )2, of respective lengths K1 and K2, the outputs are
also independent as follows:
O1 =
K1−1∑
i=0
x
(1)
i w
(1)
i and O2 =
K2−1∑
i=0
x
(2)
2 w
(2)
i . (1)
PSUMMAC
78043381901
5021337036
X
W
(a) Conventional
X 78043381901
5021337036
91353218000
6879287524
W
X
W
T
1
T
2
MAC
T1
PSUM
T2
PSUM
(b) Shared MAC, independent psums
MAC
381901
7036
78043
502133
T1
PSUM
X
W½
 T
1
X
W½
 T
1
(c) Shared MAC, shared psum
Fig. 3: Shared resources. (a) Conventional: A single input, (X,W ), feeds a single MAC unit to produce a single output, O, in
a single partial sum register (psum). (b) Shared MAC: Two independent threads, (X,W )1 and (X,W )2, feed a single MAC
unit, producing two independent outputs, O1 and O2, respectively. (c) Shared MAC and psum: Two threads, originating from
the same input, feed a single MAC unit, producing a single output.
A single (X,W ) input pair may, however, can span two
different threads:
Thread 1: (X[0,K/2− 1],W [0,K/2− 1])
Thread 2: (X[K/2,K − 1],W [K/2,K − 1]) , (2)
where G[i1, i2] denotes an arbitrary vector G, such as X or
W , consisting of elements i1 through i2, and, for simplicity’s
sake, we assume K is an even number. Both threads therefore
contribute to the same output as follows (see Fig. 3):
O =
K/2−1∑
i=0
xiwi +
K−1∑
i=K/2
xiwi . (3)
IV. SYSMT: ARCHITECTURE USE CASE
NB-SMT may be enabled in different DNN hardware archi-
tectures. Specifically, we use an output-stationary (OS) systolic
array (SA) designated for matrix multiplication [27], [29] as
our case study. In this section, we first briefly review SAs.
We then describe how data may be organized to decrease
the number of thread collisions. And finally, we present the
microarchitecture of SySMT — an OS-SA NB-SMT which
employs output sharing. Throughout this paper we focus on
the computation core.
A. Output-Stationary Systolic Arrays
SAs comprise a grid of processing elements (PEs). PEs work
in tandem: each PE independently receives inputs from its
upstream PE neighbors, conducts a certain task whose result
it stores locally, and forwards its inputs downstream. The well-
defined interactions between adjacent PEs and the specific and
confined task that each PE conducts enable efficient data reuse
and scalability [27].
SAs serve many applications and come in many shapes
and forms. Specifically, we take an SA designated for matrix
multiplication and use it for computation of convolutional
layers [42]. In addition, we use a variant of SA that is OS.
In the OS-SA, each PE receives an activation and weight
per cycle and accumulates their multiplication results locally.
Data is pushed to the PE array in a skewed manner, so that
corresponding activations and weights meet in the appropriate
PE. Figure 5a depicts the OS-SA architecture and PE uarch.
The SySMT grid is almost identical to the conventional SA
grid, except that connectivity is scaled with the number of
threads, as illustrated in Fig. 5b. In Fig. 3c we illustrate how
an input vector is split into two threads; in the same manner,
we split the activation and weight input matrices into two
threads. Let XM×K and WK×N be the two input matrices,
and consider a 2-threaded design, for example. Each row in X
and each column in W is split as described by Eq. (2). Each
PE is therefore able to perform the computation presented in
Eq. (3).
B. Data Arrangement
Given two threads, it would be ideal if data was arranged
so that in each cycle, one thread holds at least one zero-
valued term and the other thread does not, or that both threads
hold a pair represented by 4b-8b or 4b-4b. Reordering the
data is not, however, trivial: (1) it is impractical to reorder
the activation matrices according to their momentary values,
since activation values are dynamic; (2) weights are static
during inference, but we do not expect the weight tensors to
exhibit much correlation between rows as we expect from the
activation columns, since each row in the input activations
matrix represents a sliding window [42], and activations are
known to exhibit spatial correlation [18], [43]; and (3) the SA
structure dictates specific scheduling of the data inputs. Given
the two XM×K and WK×N input matrices, reordering of X
must take place in column granularity followed by reordering
of the corresponding W rows accordingly so as to maintain
SA data scheduling.
Considering these constraints, we reorder the matrices ac-
cording to per-layer statistics which are gathered once on the
activations [44], [45]. Using a random subset of the training
set, we log which activation matrix columns are most likely to
hold data that is represented by 8-bits. With these statistics in
hand, which at this point are static, the activation matrices are
rearranged so that an 8-bit activation value from one thread
is more likely to be paired with a zero-valued activation from
the other thread, and so that a 4-bit activation value from the
one thread is paired with another 4-bit activation from the
other thread (Fig. 4). In practical terms, during runtime the
accelerator will rearrange the layer output according to the
pre-determined order for the next layer. This mechanism is not
part of the SySMT core, and is therefore beyond the scope of
this paper.
0 K/2 - 1 K/2 K-1
T2T1
XM
K
N
K
T1
T2
W
(a) Before reordering
T2T1
XM
K
Reordering according to 
activation matrix 
columns
N
K
T1
T2
W
(b) After reordering
Fig. 4: Example of activation and weight tensors from ResNet-
18 + ImageNet before and after data arrangement. Bold red
pixels represent high positive values, bold blue pixels represent
high negative values, and white pixels are zeros. It is evident
that the activation matrix columns are correlated.
C. PE Microarchitecture
In addition to the circuitry of a conventional OS-SA PE, the
SySMT PE requires additional circuitry: (1) flexible multiplier
units capable of conducting different precision multiplications
on demand; (2) a controller for selecting the right MAC
operation as a function of the current input sparsity and/or
data width; (3) on-the-fly precision reduction units; and (4)
additional output buffers, two per thread (for activation and
weight).
1) Multiplication Decomposition: In the spirit of [46], we
use a flexible multiplier unit (fMUL) capable of multiplication
decomposition. Consider an 8b-8b multiplier and two 8-bit
scalar inputs: activations, x˜, and weights, w˜. We set w˜ to be
signed and x˜ to be unsigned, since it is common for activations
to follow the ReLU activation function. Multiplication of these
two inputs can be formulated as follows:
x˜ · w˜ =
7∑
i=0
2ixi · w˜ =
(
7∑
i=4
2ixi +
3∑
i=0
2ixi
)
· w˜
=
(
24
3∑
i=0
2ixi+4 +
3∑
i=0
2ixi
)
· w˜
= (<< 4) ({0, x˜MSB} · w˜)︸ ︷︷ ︸
5b-8b sign mult
+({0, x˜LSB} · w˜)︸ ︷︷ ︸
5b-8b sign mult
,
(4)
where we converted x˜MSB and x˜LSB into two’s complement
by adding a zero-valued MSB. This formulation shows that
a multiplication of 8-bit unsigned with 8-bit signed can be
implemented with two 5b-8b multipliers and a shift. By adding
an additional 4-bit shift to the second 5b-8b signed multiplier
and control, we achieve a generalized fMUL that is capable
of two independent unsigned-signed 4b-8b multiplications or
a single unsigned-signed 8b-8b multiplication, as illustrated
in Fig. 6. Moreover, a 4b-8b multiplication can be shifted if
the original value was approximated using its 4-bit MSBs.
For example, consider the case illustrated in Fig. 2e. The
multiplier performs a 2x4b-8b multiplication, since the first
thread’s MSBs are used. Also, notice that the 4-bit MSBs of
the first thread are the input to the multiplier, as opposed
to the second thread whose 4-bit LSBs are the input to
the multiplier. The following multiplication then takes place:
11102 · 000101112 = 32210 and 00102 · 111100102 = 48410.
The first thread computation is followed by a 4-bit shift, which
yields a result of 515210 + 48410 = 563610.
In a similar manner, an 8b-8b multiplication can be formu-
lated as
x˜ · w˜ =
7∑
i=0
2ixi ·
(
−27w7 +
6∑
i=0
2iwi
)
=
(
7∑
i=4
2ixi +
3∑
i=0
2ixi
)
·(
−27w7 +
6∑
i=4
2iwi +
3∑
i=0
2iwi
)
= (<< 8)
5b-4b sign mult︷ ︸︸ ︷
({0, x˜MSB} · w˜MSB)+(<< 4)
4b-4b unsign mult︷ ︸︸ ︷
(x˜MSB · w˜LSB)+
(<< 4) ({0, x˜LSB} · w˜MSB)︸ ︷︷ ︸
5b-4b sign mult
+(x˜LSB · w˜LSB)︸ ︷︷ ︸
4b-4b unsign mult
.
(5)
The 8b-8b multiplication can be represented as a combination
of two 4b-4b unsigned multiplications and two 5b-4b signed
multiplications. By adding additional shift logic and control,
we can generalize this circuit to be capable of performing
either four independent 4b-4b multiplications, two independent
4b-8b multiplications, or one 8b-8b multiplication. The 8b-8b
multiplication can be further decomposed or formulated with
any other N-bit input variables. In this paper, however, we
only use the two decompositions above, for a 2-threaded and
a 4-threaded SySMT.
2) Local PE Control: The conventional PE array is highly
scalable due to lack of control. Each PE is responsible
for a specific task which it conducts locally. Therefore, to
keep SySMT as scalable as conventional SAs are, each PE
within SySMT should dynamically control its fMUL locally.
Algorithm 1 describes how a 2-threaded PE exploits input
sparsity and effective data width (of activations, without loss
of generality) to prepare the input data and control for the
fMUL unit. Each cycle, the PE checks the input computation
demands versus its available resources, in this case, an 8b-8b
fMAC. If the two threads require the fMAC, the PE checks
the data-width of each thread and forwards either its 4-bit
MSBs or LSBs. If one of the threads does not require the
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multiplication or two independent 4b-8b multiplications.
fMAC, the PE passes the active thread to the fMUL, enabling
an error-free 8b-8b multiplication. In either case, the PE sets
the corresponding shift signals.
The 4-threaded (4T) implementation considers two more op-
tions. When all four threads require the fMAC, all activations
and weights precision are reduced to 4 bits according to the
effective input data-width of each thread (i.e., MSBs or LSBs).
For simplicity’s sake, a collision of three threads is treated
similarly; that is, we reduce all input precision, even though
theoretically one thread can utilize a 4b-8b MAC. Cases of
two thread collisions or no collision are handled in the same
manner that a 2-threaded SySMT does, but with additional
logic that marks the active threads.
3) Putting It All Together: Enabling NB-SMT does not only
require the fMUL (Section IV-C1) and the control logic (Sec-
tion IV-C2), but also additional activation and weight output
registers and on-the-fly precision reduction logic (Fig. 5). First,
the output registers are scaled linearly with the number of
threads. Second, to reduce inputs represented by more than 4
bits to 4 bits, we first round them to the nearest integer that
is a whole multiple of 16.
SySMT data propagates the same as in conventional SA —
each cycle data enters and exits the PEs regardless of the data
content. To maintain such systematic non-blocking operation,
we trade backpressure by temporarily reducing numerical
Algorithm 1 — 2T SySMT PE Logic
Require: Two input pairs, {x0, w0} and {x1, w1}
Ensure: MAC inputs, {x˜0, w˜0}, {x˜1, w˜1}, and {s0, s1}
1: for ∀ cycle do
2: if all arguments are non-zero then
3: for ∀ thread i do
4: if MSBs(xi) = 4’b0 then . 4-bit is suffice
5: x˜i ← LSBs(x)
6: si ← 0
7: else . On-the-fly quantization
8: x˜i ← RoundedMSBs(xi)
9: si ← 1 . Shifted after multiplication
10: end if
11: w˜i ← wi
12: end for
13: else
14: i← GetActiveThread({x0, w0}, {x1, w1})
15: {x˜0, w˜0} ← {LSBs(xi), wi}
16: {x˜1, w˜1} ← {MSBs(xi), wi}
17: {s0, s1} ← {0, 1}
18: end if
19: end for
precision. Moreover, avoiding backpressure yields a constant
speedup; a 2-threaded and a 4-threaded SySMT will deliver a
speedup of 2× and 4×, respectively. In the next section, we
evaluate the impact of SySMT on accuracy as well as on the
hardware.
V. EVALUATION
The execution of a DNN layer with two and four threads
achieves a constant speedup of 2× and 4×. However, the
actual impact of NB-SMT on the underlying hardware, as well
as on DNN accuracy, has yet to be evaluated. In Section V-A,
we describe our evaluation environment and estimate the
hardware area, power, and energy of a 16×16 SySMT; in
Section V-B, we present the results of 2T and 4T SySMTs
with five popular CNN models.
Accuracy MAC Ops.
FP32 INT8 CONV FC
AlexNet [48] 56.55% 56.36% 0.6G 59M
ResNet-18 [41] 69.76% 69.70% 1.8G 0.5M
ResNet-50 [41] 76.15% 76.24% 4.1G 2M
GoogLeNet [49] 69.78% 69.63% 1.5G 1M
DenseNet-121 [50] 74.65% 74.66% 2.7G 1M
TABLE I: The evaluated CNN models (FP32 pre-trained from
PyTorch). MAC operations are for a single input image.
A. Methodology
Workloads. To evaluate SySMT, we use the ILSVRC-2012
dataset [33] with five popular CNN models for image clas-
sification, as described in Table I. The models are quantized
with a simple 8-bit uniform min-max quantization, using sym-
metric unsigned quantization for activations and symmetric
signed quantization for weights [40]. In addition, activations
are quantized per layer, whereas weights are quantized per
kernel. This configuration supports an efficient hardware im-
plementation, since each dot product result is multiplied by
only two scaling factors: the activations’ scaling factor and
the corresponding kernel’s scaling factor [37]. Prior to CNN
execution, we conduct a quick statistics gathering run on 2K
randomly picked images from the training set. In this rapid
phase, we average the min-max values, correct the batch-
norm layers’ running mean and running variance [47], and log
the relevant reordering statistics as described in Section IV-B;
none of these steps involve gradient computation or weight
update with gradient descent. In Section V-B, we explore the
performance of a 4T SySMT given a pruned network. For
weight pruning, we use simple magnitude-based pruning that
iteratively prunes a certain percentage of the model weights
followed by retraining, similar to [10].
CNN simulation. We use PyTorch [51] to simulate the
impact of SySMT on the CNN model accuracies. Throughout
this section, we do not consider the first convolution layer
and the fully-connected layers which we leave intact. The
convolution operations are mapped to matrix multiplication
operations to fit the hardware simulator [42], [52].
Hardware evaluation. We implement a 16×16 OS-SA
baseline and 16×16 2T and 4T SySMT cores with Sys-
temVerilog. Synthesis is performed using Synopsys Design
Compiler [53] with the 45nm NanGate open cell [54] at
a clock frequency of 500MHz (similar to [16]). Area and
power estimations are extracted from Cadence Innovus [55].
PEs are pipelined internally without affecting the systematic
propagation of data between PEs in each cycle. The pipeline
has two stages: the first includes multiplication and control,
and the second includes accumulation. The two-staged pipeline
increases latency by a cycle but does not affect throughput.
Table II describes the hardware configuration.
Power and energy. We estimate power consumption using
a synthetic testbench that simulates different SA utilizations.
A utilized PE is defined as a PE with a working MAC unit in
any capacity, that is, both operands of at least one input pair
are not equal to zero. To meet a certain utilization operating
SySMT
SA 2T 4T
Array Size 16×16 PEs
Frequency 500MHz
Technology 45nm [54]
Throughput [GMACS] 256 †512 †1024
Power [mW] @ 80% Util. 320 429 723
Total Area [mm2] 0.220 0.317 0.545
PE [µm2] 853 1233 2122
MAC [µm2] 591 786 1102
TABLE II: Design parameters, power, and area breakdown.
PE area includes thread registers, control logic, and the MAC
unit. MAC units are two-stage pipelines; their areas include
the registers. †SySMT throughput is 2× and 4× for 2 and 4
threads, respectively, with on-demand precision reduction.
point, the testbenches zero out the activations at a probability
corresponding to a configured utilization. Activations, rather
than weights, are zeroed out, since weights are usually non-
zero (when not considering pruning). The testbenches are used
to produce value change dumps (VCDs) that are eventually
used to estimate the power of the different SAs.
To estimate energy consumption, we use our PyTorch-based
simulator to extract average utilization per layer from each
CNN model. Given the average power of layer l, Pl, we
calculate the energy consumed by layer l as follows:
El =
MACl
Throughput
· Pl , (6)
where MACl is the number of MAC operations in layer
l. The total model energy is the sum over all layers (L):
E =
∑L
l=1El. Our evaluation shows that SySMT saves an
average of 33% and 35% energy when executing the five
CNNs with 2 and 4 threads, respectively.
A 2T SySMT does not consume twice the power of a
conventional SA. For example, we estimate that a conventional
SA and a 2T SySMT consume 277mW @ 40% utilization
and 429mW @ 80% utilization, respectively. Assuming that
two threads increase utilization by exactly 2×, the power
increase is 1.5× (429mW @ 80% divided by 277mW @ 40%).
Since the 2T SySMT has a constant speedup of 2× over the
conventional SA, energy is reduced. Energy is further reduced
when actual utilization is not doubled or quadrupled, in which
case the number of effective MAC operations is reduced.
B. Experimental Results
Model robustness. During inference, SySMT reduces the
precision of parts of the computations to 4 bits. Precision
reduction is conducted on-the-fly without variance and bias
corrections, which are common in pure quantization mech-
anisms [32], [56]. We consider a model as more robust
than another if it achieves better accuracy given a decrease
in its activations and weights representation [38]. A model
whose entire representation was reduced from 8b activations
and weights (A8W8) to, for example, 4b activations and
8b weights (A4W8) is equivalent to the worst-case scenario
for a 2T SySMT. It may, therefore, be considered as the
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Fig. 7: Model robustness to on-the-fly numerical precision
reduction of the entire model. The results may be considered
as the worst-case model performance for two threads (A4W8
and A8W4) and four threads (A4W4). Baseline quantization
is 8-bit activations and weights (A8W8) with batch-norm
recalibration. The other quantized operating points derive from
the baseline without any calibration, similar to how the PEs
perform the precision reduction on-the-fly.
lower accuracy boundary for the 2-threaded implementation.
Figure 7 illustrates model robustness to further quantization
of the entire model given an A8W8 baseline. For example, an
8b-8b GoogLeNet whose activations are further quantized to
4 bits incurs a 6.2% accuracy drop. We observe that besides
ResNet-50, all models are more robust to quantization of
their activations rather than their weights. Therefore, when
it is necessary to reduce threads precision, we prefer SySMT
to further quantize its activations; we only consider further
weight quantization for two-thread collisions with ResNet-50.
2T SySMT: sparsity and data-width. NB-SMT exploits
8-bit and 4-bit input sparsity to mitigate noise involved in
“squeezing” threads into a shared MAC unit. Table III presents
the impact of independently exploiting sparsity (8-bit) and
data-width (4-bit) on the different CNN models, given a 2T
SySMT. We denote the different options as follows:
– S: exploiting 8-bit sparsity, as illustrated in Fig. 2b.
– A (W): exploiting activation (weight) data-width (4-bit)
and reducing their precision on-demand, as illustrated in
Fig. 2c.
– Aw (aW): exploiting activation and weight data-width
(4-bit) and reducing activation (weight) precision on-
demand, as illustrated in Fig. 2d.
As expected, the combination of exploiting sparsity and data-
width variability (S+A and S+W) achieves the best results. Ex-
ploiting both activation and weight sparsity (S+Aw and S+aW)
does not, however, yield significant or consistent improvement
in accuracy. Therefore, throughout this evaluation we exploit
either S+A (for all models) or S+W for ResNet-50.
2T SySMT: mean squared error (MSE). Since
GoogLeNet is the one model that exhibits an accuracy drop
of more than 1% (2.18%), we examine its per-layer MSE due
to on-demand precision reduction. That is, for each layer we
compute the MSE between its output, with and without NB-
A8W8 SySMT
A8W8 min S A Aw S+A S+Aw
AlexNet 56.36 53.03 54.52 56.04 56.05 56.21 56.22
ResNet-18 69.70 66.59 67.86 67.60 67.66 68.49 68.38
GoogLeNet 69.63 63.42 66.09 65.37 65.46 67.45 67.34
DenseNet-121 74.66 71.94 73.45 73.00 73.23 74.05 73.87
A8W8 SySMT
A8W8 min S W aW S+W S+aW
ResNet-50 76.24 72.49 74.36 72.36 73.00 75.10 75.22
TABLE III: Contribution of exploiting sparsity and/or data-
width variability to CNNs’ top-1 accuracy with a 2T SySMT
and without reordering.
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Fig. 8: GoogLeNet MSE due to 2T SySMT as a function of
sparsity. Each dot represents a layer.
SMT (without NB-SMT is considered error-free). Figure 8
presents the MSE versus the activations sparsity for each
GoogLeNet layer, with and without reordering. MSE and
sparsity are correlated, since less sparsity means that more
thread collisions occur, and vice versa.
First, we observe that activation reordering decreases the
MSE of all layers in GoogLeNet by avoiding thread collisions.
As for classification accuracy, reordering increases the accu-
racy of ResNet-18, ResNet-50, GoogLeNet, and DenseNet-121
by 0.64%, 0.24%, 0.49%, and 0.35%, respectively. Insignifi-
cant improvement was recorded in AlexNet.
Second, MSE differs between layers. SySMT is tunable, and
specific layers can be executed with one thread and therefore
be error-free. By doing so, we can trade speedup for accuracy.
To increase GoogLeNet accuracy so as to meet, for example, a
1% accuracy degradation cap, we execute GoogLeNet without
the layer that exhibits the highest MSE. Since that layer had
an insignificant number of MAC operations relative to the rest
of the model, we achieve a speedup of 1.98× with a 69.25%
accuracy — a 0.38% degradation from the A8W8 baseline.
Accuracy comparison. A 2T SySMT enables 8b-8b com-
putations with occasional precision reduction to 4b-8b, which,
in a sense, is equivalent to a 4b-8b quantized model. On the
one hand, SySMT is capable of maintaining some of the 8-
bit computations, thereby reducing some noise. On the other
hand, precision reduction is conducted on-the-fly, and SySMT
lacks the careful quantization parameter adjustments that post-
training quantization techniques perform. We compare 2T
SySMT accuracy results to two state-of-the-art post-training
quantization methods (Table IV). ACIQ [32] limits the range of
A/W SySMT LBQ ACIQ
AlexNet 4/8 56.23 (-0.32) 55.51 (-1.12) 52.30 (-4.32)
ResNet-18 4/8 69.13 (-0.63) 68.32 (-1.33) 68.00 (-1.76)
ResNet-50 8/4 75.34 (-0.81) 74.98 (-1.03) 75.30 (-0.85)
DenseNet-121 4/8 74.40 (-0.25) 72.31 (-2.16) -
TABLE IV: Accuracy comparison of a 2T SySMT (with
reordering) versus LBQ [37] and ACIQ [32]. The relative
degradation from the relevant FP32 baseline is presented in the
round brackets. The input layers are not quantized. GoogLeNet
was not tested by any of the two comparison methods.
the model tensor values by approximating the optimal clipping
value analytically from its distribution; and LBQ [37] proposes
an optimization framework to find an optimal quantization
parameters of each layer. SySMT outperforms both ACIQ and
LBQ methods in the 4b-8b scenario. In addition, we expect
even less impact on accuracy if weight pruning is considered,
as we later demonstrate with a 4T SySMT.
2T SySMT: utilization. We expect the improvement in
utilization and sparsity to be correlated. Low sparsity means
relatively little utilization improvement, since utilization was
originally high. High sparsity means relatively high utilization
improvement, since SySMT is capable of “weaving” the two
threads without collisions. Figure 9 presents the utilization
improvement of a 2T SySMT over a conventional SA, with and
without reordering, for GoogLeNet as a function of activation
sparsity.
The linear trend is somewhat expected. Consider a single
PE, T threads, and inputs xi and wi where i is the thread
number. Assume ri is the probability of xi to be non-zero and
that wi is always non-zero. Therefore
Pr(utilized PE) = Pr(∃i, xiwi 6= 0)
= 1− Pr(∀i, xiwi = 0)
= 1−
∏T
i=0
(1− Pr(xiwi 6= 0))
= 1−
∏T
i=0
(1− ri) .
(7)
For simplicity’s sake, we assume all probabilities ri are equal
and that all PEs act the same, so that the PE array utilization
is approximately the same as that of a single PE. Utilization
improvement of two threads over one thread may, therefore,
be formulated as follows:
Utilization Gain =
1− (1− r)2
1− (1− r) = s+ 1 , (8)
where s = (1−r) is the sparsity. This result, which is a simple
linear curve, is in a good agreement with our measurements
(Fig. 9). Reordering increases utilization of SySMT, since it
trades thread collisions with no collisions, thereby increasing
utilization while reducing error. Utilization measurements with
reordering are above the analytical line of Eq. 8, since the
assumption of thread independence does not hold then.
Interestingly, even though utilization is not doubled, a 2T
SySMT still achieves 2× performance. The mismatch between
utilization improvement and performance speedup is due to
Activations Sparsity [%]
U
til
.I
m
pr
ov
em
en
t
[×
]
0 20 40 60 80 100
1
1.5
2
w/ Reorder w/o Reorder Eq. (8)
Fig. 9: GoogLeNet utilization improvement due to SySMT
as a function of sparsity, with and without statistical data
reordering. Each dot represents a layer.
the PEs’ ability to momentarily operate on two low-precision
inputs in one cycle by sacrificing some accuracy.
2T SySMT: MLPerf. MLPerf [57] is becoming a standard
as a machine learning benchmark in both academia and in-
dustry. We evaluated SySMT with ResNet-50 and MobileNet-
v1 [58] checkpoints provided by the MLPerf inference bench-
mark suite. ResNet-50 achieves FP32 and 8-bit (with batch-
norm running mean and variance recalibration) top-1 accuracy
of 76.46% and 76.42%, respectively. To meet ResNet-50
quality target of 99% defined by MLPerf, we execute two
high MSE layers with one thread. By doing so, a 2T SySMT
achieves a speedup of 1.97× with top-1 accuracy of 75.81%.
MobileNet-v1 comprises blocks of depthwise convolutions
followed by pointwise convolutions. Since the pointwise con-
volutions are the bulk of MobileNet-v1 operations, they are
executed with two threads, whereas the depthwise convolutions
are executed with one thread. MobileNet-v1 achieves FP32
and 8-bit top-1 accuracy of 71.68% and 71.41%, respectively.
Using a 2T SySMT, we achieve a speedup of 1.94× with top-
1 accuracy of 70.68%, which meets the MLPerf MobileNet-v1
quality target of 98%.
4T SySMT: accuracy comparison. As opposed to a 2T
SySMT, thread collisions are more likely to occur in a 4T
SySMT. Moreover, thread collision of three or four threads
results in the precision reduction of all activations and weights,
leading to additional noise. We therefore examine SySMT
operating points, in which some layers execute with two
threads instead of four threads, thereby decreasing the noise
they contribute during inference. Layers chosen to be slowed
down are those with the highest recorded MSE. If different
layers exhibit approximately the same MSE, we choose to
first slowdown those located at the beginning of the network.
Table V presents results for a 4T SySMT and compares them
with those of LBQ [37]. We do not compare our results to
those of ACIQ, since ACIQ quantizes its 4-bit activations per-
channel, which is not trivial to be implemented in hardware.
It is worth mentioning that LBQ also considers that some
layers exhibit high MSEs and therefore should be treated
differently. For example, LBQ quadruples the number of 4-bit
computations in 23.8% of ResNet-18 layers to achieve their 4-
4T SySMT
4T 1L@2T 2L@2T LBQ
AlexNet 53.65 (4×) 56.02 (2.9×) - 54.48
ResNet-18 64.32 (4×) 66.08 (3.7×) 67.98 (3.5×) 67.42
ResNet-50 70.79 (4×) 71.96 (3.9×) 72.72 (3.9×) 72.60
GoogLeNet 60.00 (4×) 64.47 (3.9×) 64.83 (3.9×) -
DenseNet-121 72.41 (4×) 72.5 (3.8×) 72.82 (3.7×) 71.56
TABLE V: 4T SySMT accuracy and speedup with one (1L)
and two (2L) layers set to execute at 2T. LBQ also treats layers
with high MSE differently.
bit results. We observe that a 4T SySMT achieves competitive
results compared with LBQ with only minor algorithmic
pre-processing (gathering min-max statistics versus finding
an optimal solution to an optimization problem). Moreover,
SySMT is expected to achieve even higher results if pruning
is considered.
4T SySMT: weights pruning. SySMT exploits unstruc-
tured sparsity in both activations and weights. Yet, con-
ventional DNN training with only a loss function (i.e., no
regularization terms) produces weights that do not comprise
many zeros. Different techniques have, therefore, emerged
to increase weight sparsity either through regularization, e.g.
L1, or by iteratively removing weights and retraining the
model to compensate for the degradation in accuracy. SySMT
benefits from sparse inputs, since more zeros means less thread
collisions.
Figure 10 presents ResNet-18 accuracy for different percent-
ages of pruned weights (e.g., 20% means that 20% of weights
are equal to zero). As before, we trade speedup for accuracy
by slowing down layers to run with two threads. We observe
that with a speedup of 4×, the 60%-pruned model achieves
highest accuracy. However, as speedup decreases (i.e., as more
layers are slowed down), the most pruned model achieves
lowest accuracy. This stems from the fact that the 60%-pruned
model has the lowest baseline accuracy, that is, accuracy of
the 60%-pruned model without SySMT is 68.8%, 0.9% below
that of original 8-bit model. Therefore, there is a trade-off
between how much accuracy is achieved from avoiding thread
collisions thanks to pruning and the potential of the baseline
pruned model.
The method in which we set layers from four threads to
two threads may not be the most efficient way in terms of
accuracy gains to speedup loss. A different mixture of layers
that are set to run with two threads may possibly yield better
speedup with better accuracy than those presented in Fig. 10.
We leave this, however, for future work.
VI. DISCUSSION AND RELATED WORK
Applying NB-SMT in other accelerators. The concept of
NB-SMT may be beneficial in accelerators other than OS-
SAs. Google’s TPU [6], [59] is a good candidate, since it is
based on an SA core. However, since TPUv2 comprises FP
units in its matrix unit, an NB-SMT solution for FP units is
necessary. With a FP-based core, we expect the relative NB-
SMT overheads to be smaller than those in SySMT.
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Fig. 10: ResNet-18 accuracy versus 4T SySMT speedup with
different percentage of pruned weights. Each dot represents
a measurement with additional layer tuned to run with two
threads.
Eyeriss [60] is a 16-bit fixed-point accelerator designated
for CNNs. It exploits the reuse inherent in the convolution
operations with a dataflow scheme named row stationary.
Each PE within Eyeriss is capable of executing multiple 2D
convolutions in an interleaved fashion. Instead of interleaving
the data, NB-SMT may be used to execute convolution flows
in parallel. We expect the relative overhead of NB-SMT to
be smaller than that of SySMT, since Eyeriss’s PEs are 16-
bit, they consist of three pipeline stages, and they have more
memory.
DaDianNao [7] is largely a pipelined version of the basic
computations involved in DNNs, which are multiplications,
additions, and activation functions. The multipliers in the first
pipeline stage may be shared and serve several threads, as
long as each multiplier does not contribute to different output
activations (i.e., psum sharing). Otherwise, multipliers will
need to dynamically propagate their results to the appropriate
adder tree as a function of the input values.
SnaPEA [16] is an architecture with early activation pre-
diction. Each PE within SnaPEA comprises compute lanes,
and each compute lane is responsible for the computation of
a single output activation. Conceptually, an NB-SMT-enabled
SnaPEA may increase compute lane utilization when a thread
is predicted to be negative. In addition, SnaPEA pre-processing
phase may also take NB-SMT into consideration, thereby
reducing its impact on accuracy.
Exploiting sparsity. Sparsity has long been a DNN charac-
teristic exploited in different manners in hardware to achieve
performance, power, and energy savings. (1) Exploiting spar-
sity with dedicated hardware that operates on compressed en-
codings, such as SparTen [13], Cambricon-S [61], SCNN [14],
EIE [15], and SpArch [62]; (2) Predicting whether certain
activations in the layer’s output are zero-valued and their com-
putation can be, therefore, skipped. Prediction must be low-
cost relative to the original activation computation and can be
based on partial computation of the predicted activation [16],
[17], on spatially adjacent fully computed activations [18],
[63], and on input activations [64], for example; (3) Skipping
over zero-valued input activations and weights [8], which can
be further enhanced by skipping over zero-valued bits [19],
[65]; and (4) Actively fine-tuning the DNN parameters to
better fit the hardware architecture [66], [67]. In this paper,
we introduce NB-SMT — an additional strategy to exploit
unstructured sparsity that has yet to be explored.
Exploiting data-width variability. DNNs can maintain
accuracy while altering their numerical precision. Numerical
representation may differ between layers and within lay-
ers. Proteus [68] and ShapeShifter [12] exploit data-width
variability to reduce memory traffic and memory footprint.
Stripes [22] exploits precision variability with bit-serial com-
putations; and Bit Fusion [46] is a configurable accelerator
capable of DNN execution in different bit-widths. In this paper,
we demonstrate NB-SMT with SySMT which exploits data-
width variability and DNN tolerance to precision changes in
order to “squeeze” several threads to the same execution unit
in parallel.
Multitasking. The notion of DNN multitasking has been
demonstrated with PREMA [69] and AI-MT [70]. Both papers
decrease latency by prioritizing high-priority tasks, increase
resource utilization, and increase memory bandwidth utiliza-
tion with blocking scheduling algorithms. NB-SMT, on the
other hand, avoids task blocking by exploiting the resiliency of
DNNs, that is, sacrificing computation precision on particular
occasions. In addition, the multitasking demonstrated in this
paper with SySMT may be considered as taking place in fine
granularities of MAC operations.
VII. CONCLUSIONS
Deep neural networks (DNNs) involve abundant multiply-
and-accumulate (MAC) operations, many of which underuti-
lize the underlying hardware due to particular values. In this
paper, we mapped the concept of simultaneous multithread-
ing (SMT), known from CPUs, to hardware designated for
DNNs. We show that by considering the input values and by
acknowledging that DNNs may endure some perturbations in
their MAC results, non-blocking SMT (NB-SMT) can increase
hardware utilization and save energy with negligible accuracy
degradation. NB-SMT differs from conventional SMT as it
does not stall threads on structural hazards. Instead, NB-
SMT “squeezes” threads to the shared resources when a
structural hazard occurs, taking advantage of DNN resiliency
and enabling the implementation of multithreading even in
rigid structures such as systolic arrays (SAs). We implement
NB-SMT as an extension to an SA, which we name SySMT,
and evaluate its impact on five popular CNN architectures as
well as its area, power, and energy. For example, compared
with a conventional SA, a 2-threaded SySMT consumes 1.4×
the area and delivers a 2× speedup with 33% energy savings
with less than 1% accuracy degradation.
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